SystemVerilog logic vs wire

Wire is verilog datatype whereas logic is SystemVerilog data type.

Logic:
SystemVerilog logic data type is 4-state data type

Wire:
Verilog wire also 4-state data type, wire is used to connect input and output ports of a module instantiation together with some other element in your design