SystemVerilog int vs integer

difference between SystemVerilog int vs integer

Int

2-state SystemVerilog data type, 32 bit signed integer

Integer

4-state Verilog data type, 32 bit signed integer

For SystemVerilog data type refer to SystemVerilog Data Types