Verilog premitives

Verilog premitivesVerilog provides standard premitives, such as and, nand, or, nor, and not.These are known as built in premitives.

Primitives built by designer is referred as user defined premitives. (UDP).

Based on the behaviour , can be devided as two types.
1. Combinational UDP’s
2. Behavioural UDP’s